One of the major physics goals at the ILC is the precise measurement of the Higgs coupling constants to b-quarks and c-quarks. To achieve this measurement, we need a high-performance vertex detector leading to precise flavor tagging. For this purpose, we are developing the Fine Pixel CCD (FPCCD) vertex detector. In this paper, we will report on the development status of FPCCDTrackFinder, a new track finder improving tracking efficiency, especially in the low pT region, and an evaluation result of the flavor tagging performance with FPCCDTrackFinder in the FPCCD vertex detector.
I. INTRODUCTION A. Role of Vertex Detector in ILC
One of the major physics goals at the ILC is the precise measurement of the Higgs coupling constants to b-quarks and c-quarks, which is a critical test of Higgs and Yukawa interactions in the Standard Model ( Figure 1 ) [1] . To achieve this measurement, we must identify Higgs decays into bb, cc, oras precisely as possible, where q is a u-, d-, or s-quark. This identification is called flavor tagging. One of the most discriminating variables for the * moritatsu@epx.phys.tohoku.ac.jp flavor tagging is the difference between the secondary vertex position and the Higgs decay at the IP; typically, the proper decay length of b-hadron is 400 ∼ 500 µm, and that of c-hadron is 100 ∼ 300 µm. Thus when the vertex resolution is improved, flavor tagging will be improved. The vertex resolution is determined by the resolution of the impact parameter d 0 (in this study, we use the definition of track parameters in [2] ), which in the vertex detector at the ILC is required to satisfy
In addition, the vertex detector is also required to keep a low occupancy of less than 2 ∼ 3%. The dominant background in the vertex detector at the ILC is from e + e − pairs generated from beamstrahlung. The pairBGs have relatively low momentum, so they curl many times through layers and increase pixel occupancy. To achieve these requirements and improve the flavor tagging, we are researching and developing the Fine Pixel CCD (FPCCD) Vertex Detector. The FPCCD Vertex Detector is an optional detector for ILD detector concept [4] , and the performance was studied using the ILD software framework [5] .
B. FPCCD's Features
FPCCD is a fully depleted silicon pixel sensor with very small pixel size [3] . As shown in Table I , the pixel size on layer-0 and layer-1 is 5 µm, and that on the outer layers are 10 µm. The sensitive and total thickness of this sensor is 15 µm and 50 µm, respectively. The number of pixels of the FPCCD vertex detector is around 400 million. These features are expected to lead to low occupancy and good vertex resolution.
A notable feature of the very small pixels is that FPCCD can make clusters of hit pixels. As shown in Figure 2 , when a particle goes through a layer, it deposits energy into a few pixels in the layer. Those hit pixels can be regarded as a cluster. The cluster shape depends on the way of traversing a layer, so the shape is useful for extrapolation in tracking and discrimination between pair-BG clusters and signal clusters. Furthermore, by taking the weighted average of energy deposits of each pixel belonging to a cluster, we can reconstruct the hit point more precisely. The readout happens between trains, so the hit pixel data from all bunches in a train are accumulated in the FPCCD. An advantage of this procedure is that we can ignore beam-induced RF noise, while it has the disadvantage that tracking is challenging due to so many hit pixels.
C. Occupancy and Impact Parameter Resolution
We evaluated the pixel occupancy of the FPCCD vertex detector from pair-BGs using the ILC TDR beam parameters [4] , and the result is shown in Table II . The occupancy on layer-0 for collision energies up to 500 GeV is relatively low, but at 1000 GeV it is too high. The solutions for 1000 GeV are still being studied.
We also evaluated the impact parameter resolution of the FPCCD vertex detector. Since the FPCCD has very good position resolution, the impact parameter resolution is expected to be good. The result of the study of the impact parameter resolution of the FPCCD is shown in Figure 3 [3] . For comparison, the configuration of the Table III .
ILD VXD used in the Detailed Baseline Design (DBD) [6] is also evaluated. The position resolution of the DBD ILD VXD and the FPCCD VXD is shown in Table III . The FPCCD satisfies the requirement of Equation 1, and gives around 1 µm d 0 resolution in the high momentum region.
II. FPCCDTRACKFINDER, A NEW TRACKING ALGORITHM
For studying the flavor tagging performance using FPCCD, the tracking efficiency has been evaluated. The ILD tracking algorithm used in the DBD [6] was unable to efficiently reconstruct low p T tracks (less than around 1.7 GeV/c) though there were enough VXD hits. We have developed FPCCDTrackFinder, a new tracking algorithm for reconstructing low p T tracks with high efficiency. In this section, firstly, the DBD ILD tracking algorithm will be introduced briefly, and the result of evaluating the tracking efficiency will be shown. Secondly, the difference between FPCCDTrackFinder and the DBD ILD tracking is explained. Thirdly, the result of evaluating the tracking efficiency of FPCCDTrackFinder is shown. Finally, the amount CPU time and the memory consumption are mentioned.
A. The DBD ILD Tracking
The strategy of the DBD ILD tracking is shown in Figure 4 . In the first phase, the SiliconTracking proces-
Strategy of the DBD ILD tracking. After making a silicon track using only silicon tracker hits and a TPC track using only TPC hits, we combine a silicon track and a TPC track into a full track.
sor reconstructs tracks using only VXD, SIT, and FTD hits, and CLUPATRA processor reconstructs tracks using only TPC hits. We refer to those tracks as "silicon track" and "TPC track". In the second phase, one silicon track and one TPC track are combined into one track, named full track. This full track is used for vertexing.
In this paper the tracking efficiency is defined by
Tracking Efficiency ≡ # of Good Track originated from Good Particle # of Good Particle (2) where "Good Track" is a reconstructed track with VXD hits ≥ 5 and track purity > 0.75, and "Good Particle" is a Monte Carlo particle making VXD hits ≥ 6 and SIT hits ≥ 4. Track purity is defined by track purity ≡ # of true hits belong to the track # of hits belong to the track (3) where true hits mean the hits originated from a particle corresponding to the track. The sample used here is tt → 6jets at 350 GeV, and the number of events is 1000. The results of evaluating the tracking efficiency with the DBD ILD tracking are shown in Figure 5 full tracks is around 98 and 99% in p T > 1.7 GeV/c, but decreases below p T = 1.7 GeV/c in both cases of the DBD ILD VXD and the FPCCD VXD. The reason of slight increase from 98% (silicon track) to 99% (full track) is that after combining a silicon and a TPC track into a full track, hits unused for tracking at this stage are used to add further full tracks. However, in spite of this process, the efficiency of finding a full track deteriorates at the same p T as for silicon tracks. This means that the efficiency of finding a silicon track contributes to the full track reconstruction efficiency, because the number of silicon tracks decreases at p T < 1.7 GeV/c. Thus, to improve tracking efficiency in the low p T region, we need to improve the silicon tracking. For this purpose, FPCCDTrackFinder, a new tracking algorithm, has been developed.
B. Differences between FPCCDTrackFinder and
SiliconTracking of the DBD ILD Tracking
FPCCDTrackFinder is based on the DBD ILD tracking, so we shall explain how FPCCDTrackFinder works by comparing SiliconTracking of the DBD ILD tracking.
Firstly, SiliconTracking generates track seeds ( Figure  7 ). To simplify the graphical representation, the sectional view of only the VXD is shown in Figure 7 , but actually the SIT is also used in SiliconTracking. At the beginning, as shown in Figure 7 , we divide the whole region into 80 pieces (namely 4.5
• per piece). Then, if there are 3 hits in each of 3 determined layers in a piece, simple helical fitting is applied and selected as a track seed, if the fit succeeds.
Combinations of the 3 determined layers are as follows. where 8 and 6 denote the outer and inner layer of the SIT, and numbers from 5 to 0 denote VXD layers. After the track seeding process, SiliconTracking extrapolates tracks from track seeds as shown in Figure  8 . Like the track seeding process, the extrapolation process begins with the division of the whole region into 80 pieces. Next, if at least one track seed exists in one of the 80 pieces, the following processes will be done with respect to the track seed.
(1) On a layer in the piece (namely, in the red line shown in Figure 8 ), we try to find the hit closest to the track seed.
(2) If the distance between the hit and the track seed is less than a given threshold, after adding the hit into the track seed, we apply simple helical fitting to the combined track seed and the track is renewed if the fit succeeds.
(3) We redo (1) and (2) with respect to the other layers.
That is the basic way that track seeds grow up to be well-reconstructed tracks. However, there are two shortcomings in the track seeding process. One is that the width of a piece, 4.5
• , is too narrow to generate a low p T track seed. In addition, the way of dividing the whole region leads to tracks crossing the region boundary not being able to generate their track seeds. The reason why widening pieces is not preferred is that the number of ghost track seeds and CPU time increase. The other is that there are many combinations of the 3 layers. This creates many ghost track seeds and consumes a lot of CPU time.
Furthermore, there are two known shortcomings of the extrapolation process. One is that SiliconTracking uses simple helical fitting for extrapolation. This fitting doesn't consider multiple scattering and energy loss effect. Low p T tracks tend to be affected relatively significantly by these effect, so χ 2 /ndf from this fitting tends to become improperly high. The third is that the search window for extrapolation is not flexible. Since the search region does not depend on the processed track seed but on the piece width, some hits for a low p T track seed cannot exist in the search region because low p T tracks tend to cross the region boundary.
For overcoming these shortcomings, FPCCDTrackFinder generates track seeds as shown in Figure 9 . Firstly, FPCCDTrackFinder chooses one of the hits on the outer layer among given 3 layers for creating track seeds. Secondly, FPCCDTrackFinder creates all candidate track seeds whose hits on the middle and inner layers exist in a search window calculated in the following way.
(1) We draw on the plane perpendicular to the uniform magnetic field two hypothetical tracks generated at the IP, going through the hit on the outer layer, and having p T = 0.18 GeV/c (by default) and +1 and -1 electric charge respectively.
(2) The two points of intersection between the middle layer among given 3 layers for creating track seeds and the two tracks are regarded as the end points of the search window. The same goes for the inner layer.
As compared to SiliconTracking, FPCCDTrackFinder hardly fails to reconstruct low p T track seeds due to the crossings of the region boundary. In addition, the combinations of 3 layers are reduced from the ones for DBD ILD tracking to (8 6 5) (8 6 4) (8 5 4) (6 5 4) (5 4 3) This reduction of combinations is appropriate because the above search window can catch almost all track seeds with p T > 0.18 GeV/c Notice that the inner layers of the VXD, 0 to 2-layer, are not used in order not to increase the number of ghost track seeds and the CPU time, because the hit density of these layers is relatively high.
After track seeding process, FPCCDTrackFinder extrapolates tracks from track seeds as shown in Figure 10 . Instead of simple helical fitting, FPCCDTrackFinder uses a Kalman Filter, a fitter considering multiple scattering and energy loss effects [7] . Thus, although the computational budget increases, a Kalman Filter can output χ 2 /ndf more accurately than simple helical fitting for low p T tracks.
In addition, FPCCDTrackFinder does not divide the whole region into 80 pieces, but instead determines the width of the search window by considering track parameters and the errors of the processed track seed ( Figure  10 ). This method can catch true hits and properly reduce extra time for considering false hits. If we use FPCCD VXD and FPCCDTrackFinder, due to the good position resolution, the search window can be narrowed further and the probability of mis-extrapolation decreases.
C. Tracking Efficiency of FPCCDTrackFinder
The setup for the evaluation of the tracking efficiency is the same as described in section II A. Comparisons of the DBD ILD tracking and FPCCDTrackFinder with FPCCD VXD are shown in Figure 11 (efficiency of reconstructing silicon tracks) and Figure 12 (efficiency of reconstructing full tracks). As shown in Figure 11 and Figure 12 , FPCCDTrackFinder improves the efficiency of both silicon and full tracks to ∼ 99% above p T = 0.6 GeV/c, as compared to 97% with the DBD ILD tracking. In addition, dependency of the efficiency on cos θ is shown in Figure 13 (silicon tracks) and Figure 14 (full tracks), where tracks with |p| > 1 GeV/c are evaluated. These Figures show that FPCCDTrackFinder improves the tracking efficiency of both silicon and full track to ∼ 99% within | cos θ| = 0.9, as compared to 96.5% with the DBD ILD tracking. The reason that the efficiency decreases in | cos θ| > 0.9 is that the acceptance of the SIT is | cos θ| < 0.9, so the efficiency in | cos θ| > 0.9 is not considered in this evaluation.
Next, the result of the evaluation of the tracking efficiency with pair-BG at 350 GeV is shown in Figure 15 (silicon track) and Figure 16 (full track). As shown in Figure 15 and Figure 16 , the tracking efficiency holds ∼ 99% above p T = 0.6 GeV/c regardless of the presence of pair-BG. In addition, the dependency of the efficiency on cos θ in the presence of pair-BG is shown in Figure  17 (silicon track) and Figure 18 (full track), where tracks with |p| > 1 GeV/c are evaluated. As shown in Figure 17 and Figure 18 , the tracking efficiency holds ∼ 99% within | cos θ| = 0.9 regardless of the presence of pair-BG.
D. CPU Time and Memory
It was difficult to reconstruct tracks using the FPCCD VXD in the presence of pair-BG before FPCCDTrackFinder became available. This is due to the fact that the presence of pair-BG increases the CPU time too much especially during the track seeding. When tt → 6jets with pair-BG at 350 GeV are reconstructed with FPCCDTrackFinder and the FPCCD VXD, the CPU time for the tracking is around 3 hours per event, and the memory consumption peaks around 3.5 GB. The CPU time of track seeding process occupies around 5/6 of the total CPU time of FPCCDTrackFinder. Therefore, one of the strategies for further reduction of the CPU time is to improve the track seeding process. 
III. PERFORMANCE EVALUATION OF FLAVOR TAGGING
In this section, the result of the evaluation of the flavor tagging performance is shown.
A. Setup for the Evaluation
The flavor tagging process is implemented by LCFIPlus [8] . The sample for the evaluation is Z → bb, cc,@ 91.2 GeV, with 25000 events for the testing, and 25000 events for the training. bb, cc, qq, so in this paper, we assume [9] BR(Z → bb) = 0.1512 (6) BR(Z → cc) = 0.1203 (7) BR(Z → qq) = 0.428 (8) In this evaluation, we do not include pair-BG.
B. Flavor Tagging with FPCCDTrackFinder
In Figure 19 , the red line shows the b-tag performance, and the blue line shows the c-tag performance. The solid line shows the performance with the DBD ILD VXD and the DBD ILD tracking, the dotted line using the DBD ILD VXD and FPCCDTrackFinder, and the dashed line using the FPCCD VXD and FPCCDTrackFinder. By comparing the solid line with the dotted line, we can see that FPCCDTrackFinder improves the c-tag performance (for example, the c-tag efficiency improves by 2.5% in c-tag purity 70%). Furthermore, by comparing the dotted line with the dashed line, we can see that FPCCD VXD improves b-tag and c-tag performance (for example, b-tag efficiency improves by 2% in b-tag purity 90%, and the c-tag efficiency improves by 4% in c-tag purity 70%). As a result, FPCCDTrackFinder and the FPCCD VXD improve the flavor tagging performance without considering pair-BG. 
IV. SUMMARY
We have presented FPCCDTrackFinder, a new tracking algorithm. FPCCDTrackFinder improves the tracking efficiency to ∼ 99% in p T > 0.6 GeV/c and | cos θ| < 0.9. FPCCDTrackFinder has enabled the tracking with FPCCD VXD in the presence of pair-BG for the first time, and achieves a tracking efficiency of ∼ 99% in p T > 0.6 GeV/c and | cos θ| < 0.9 regardless of the presence of pair-BG. We have also evaluated the performance of flavor tagging in some cases. FPCCDTrackFinder improves flavor tagging performance; c-tag efficiency increases by 2.5% for a c-tag purity of 70%. The FPCCD VXD also improves flavor tagging performance; b-tag efficiency increases by 2% for a b-tag purity of 90%, and the c-tag efficiency increases by 4% for a c-tag purity of 70%.
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